Optimization of Recursive Sorting Algorithms for Implementation in Hardware

Dmitri Mihhailov  
Computer Department,  
TUT,  
Tallinn, Estonia  
d.mihhailov@ttu.ee

Valery Sklyarov  
DETI/IEETA,  
University of Aveiro,  
Aveiro, Portugal  
skl@ua.pt

Iouliia Skliarova  
DETI/IEETA,  
University of Aveiro,  
Aveiro, Portugal  
io@ua.pt

Alexander Sudnitson  
Computer Department,  
TUT,  
Tallinn, Estonia  
alsu@cc.ttu.ee

Abstract—The paper describes the hardware implementation and optimization of recursive algorithms that sort data using binary trees. Since recursive calls are not directly supported by hardware description languages, they are implemented using the known model of a hierarchical finite state machine (HFSM). The paper suggests new hardware-oriented recursive algorithms, describes their implementation in hardware; reports the results of numerous experiments; provides analysis and comparison of alternative and competitive techniques. The results clearly demonstrate that performance of sorting operations is increased comparing to other known implementations.

Index Terms—Circuit synthesis, Field programmable gate arrays, Finite state machines, Sorting; Tree data structures

I. INTRODUCTION

Recursion is a powerful problem-solving technique [1] that may be applied to problems that can be decomposed into smaller sub-problems that are of exactly the same form as the original. Many examples that demonstrate the advantages of recursion are presented in [1-12]. An in-depth review and comparison of different approaches to hardware implementation [3-10] appears in [13]. The advantages and disadvantages of recursive techniques in software are well known [1]. It has been shown however [5] that recursion can be implemented in hardware more efficiently than in software.

Recursive algorithms are frequently used in a wide range of practical applications [1]. They are employed most often for various kinds of binary search [1, 5]. Let us consider an example of using a binary tree for sorting data [1]. Suppose that the nodes of the tree contain three fields: a pointer to the left child node, a pointer to the right child node, and a value (e.g. an integer or a pointer to a string). The nodes are maintained so that at any node, the left sub-tree only contains values that are less than the value at the node, and the right sub-tree contains only values that are greater. Such a tree can easily be built and traversed recursively.

Sorting of this type will be considered in the paper as a case study to demonstrate the proposed new techniques and their advantages. A brief summary of what is new and distinctive in this paper is given below:

- The analysis and comparison of alternative and competing techniques for describing hierarchical algorithms. The basis for the comparison is the results obtained for recursive sorting algorithms in [5-7] that have already been compared in [5-7] with other known techniques. This paper suggests several improvements in the description of such algorithms and demonstrates advantages confirmed by FPGA-based implementations and experiments.
  - New hardware architectures based on the use of dual-port memories.
  - Parallel implementations.

The remainder of this paper is organized in four sections. Section II is dedicated to recursive data sorting with the emphasis on the innovations proposed. Section III reports the results of experiments. Section IV presents comparisons and analysis of the models, methods and implementations in hardware and software. The conclusion is given in Section V.

II. RECURSIVE DATA SORTING

A. A Known Technique

Algorithms for many computational problems are based on the generation and traversal of a binary tree where the recursive technique is very helpful. Indeed, during the search for the proper place for a new data item we can: 1) compare the new data item with the value of the root node to determine whether it should be placed in the sub-tree headed by the left node or the right node; 2) check for the presence of the node selected by 1) and if it is absent, create and insert a new node for the data item and end the process; 3) repeat 1) and 2) with the selected node as the root.

Recursion can easily be applied in point 3. Let us assume that a tree for sorting has already been built. Now we would like to use the tree to output the sorted data. Fig. 1 demonstrates the known technique [5] where there are 10 incoming data items in accordance with the algorithm (b). The data items are stored in RAM along with the addresses of the left (LA) and right (RA) sub-trees (c). All other details can be found in [5,6]. Let us call this known method SJ.

It is known [14] that recursive algorithms can be specified by hierarchical graph-schemes (HGS). A HGS can easily be converted to a hierarchical finite state machine (HFSM) and then formally described in a hardware description language (HDL) using the HDL templates proposed in [5]. The resulting
(customized) HDL code is synthesizable and permits the hardware to be designed. Two different HFSM models with explicit and implicit modules are known and all necessary details can be found in [15].

B. Innovation

It is shown below that the known algorithm [5] can be improved (can be made faster) in hardware through the use of dual-port memories, algorithmic modifications and simultaneous traversal of the left and right sub-trees.

The main difference in the first new method (let us call it S2) is that it uses dual-port memories (described below) and a buffer register to store the currently selected node in the format: data+LA+RA. Fig. 2 gives the necessary details.

The dual-port memory permits two words to be accessed simultaneously through LA and RA of the buffer register. Each word stores similar information to the buffer register (i.e. data+LA+RA) for the left and for the right nodes. There are two basic fragments in the proposed algorithm z(μ) (see Fig. 2b) that are shown in gray at the top and bottom. Initially, the buffer register holds the root of the sorting tree. The top module z(μ=left) examines left sub-trees. If a left sub-tree (node) exists then it is checked again, i.e. to determine whether the left sub-tree also has either left or right sub-trees (nodes). If there is no sub-tree from the left node, then the value of the node is the leftmost data value and can be output as the smallest. In the last case the node in the buffer register holds the second smallest value and the relevant data value is sent to the output. The bottom module z(μ=right) performs similar operations for right nodes.

Let us consider the example in Fig. 2c, where addresses are designated by letters a,b,...,j. Initially, the buffer register contains the data for the root node. There is a left node b from a and a left node from b. Thus, z is called again recursively and the buffer register stores the data for b. Then z is called recursively once again and the buffer register stores the data for d. There is a left node g from d but there are no child nodes from g (neither left nor right). Thus, the value 7 of g is chosen as the smallest, the value 11 from d is selected as the second smallest and z(μ=right) at the bottom is started. There is the right node h from d but there are no child nodes from h. Thus, the value 15 of h is considered to be the next smallest and: a return from the recursively called module z is performed; the buffer register receives the data for b; and the value 17 from b is sent to the output as the next smallest. The module z(μ=right) does not detect any right sub-tree from b and, thus a new return from the recursively called module is executed; and the buffer register receives data for a. Now the value 19 from a is considered to be the next smallest. After that a similar sequence of operations will be executed for the right sub-tree of a, i.e. for the sub-tree with the root c.

If you look at Fig. 2b you can see that the module z(μ) at the top is exactly the same as the module z(μ) at the bottom. Indeed, just the argument μ is different: in the first case μ=left and in the second case μ=right. Thus, we can benefit again from the hierarchy supported by a HFSM model and use the same module z(μ) (and, consequently, the same circuit) with different input data that can be properly chosen by a multiplexer.

The main difference in the second new method (let us call it S3) is the checking of LA and RA for each word in the dual-port RAM independently. The top-level algorithms is the same as in Fig. 2b (see Fig. 3a), but the module z(μ) is different (see Fig. 3b).

Let us consider the same example shown in Fig. 2c. Suppose, the left sub-tree of the tree in Fig. 2c has already been traversed and we got the sorted sequence: 7, 11, 15, 17, 19. The last value (19) is taken in the middle rectangle of Fig. 3a. So, z(μ=right) has to be called next. Since a right sub-tree (beginning with the node c) of the node a exists and it (i.e. c) has the left node e, the module z will be called again for the node c. The module z(μ=left) detects the left node e, which does not have any left node. Thus, the value 20 is selected. Since the node e has the right node i, the module z is called again for the node i. Note that the module z is not called for the node e and the control jumps directly from the node c to the node i. This is the main difference with S2. The node i does not have a left sub-tree (which is why
the value 21 is chosen), or a right sub-tree (which is why the return from the recursive module is performed). The node c becomes the current active node and the value 22 is selected. Then the module \( z_i(\mu=\text{right}) \) is executed. The node c has the right node \( f \) and \( f \) has the left node \( j \). Thus, the value 31 is selected. The node \( f \) does not have a right sub-tree and the value 35 is the last value in the sorting sequence. After that there is one more return from the recursive module and the algorithm is terminated.

A. Experiments

The synthesis and implementation of the circuits from the specification in VHDL were done in Xilinx ISE 11 for FPGA Spartan3E-1200E-FG320 of Xilinx. A random-number generator produces 2\(^{31} \) items of data with a length of 14 bits (i.e. values in an interval between 0 and 16383). Values greater than 9999 are removed leaving 1200-1300 items available for further processing. These items are sorted using the following FPGA-based implementations:

1. Four algorithms described in section II: \( S1 \) (the known algorithm) and \( S2, S3, \) and \( S4 \) (the three algorithms proposed in this paper). For all algorithms \( S1, \ldots, S4 \) the HFSM with explicit modules [15] was used. The results are presented in Table I. The columns \( SN \) (Ne {1,2,3,4}) indicate the number of clock cycles for sorting by the algorithm \( SN \); the Data column indicates the number of data items that were sorted; the \( l/r \) column indicates Number of nodes of left sub-tree from the root/Number of nodes of right sub-tree from the root.

2. For two algorithms described in section II \( S1 \) and \( S3 \) the HFSM with implicit modules [15] was used. Let us call the relevant implementations \( S1n \) and \( S3n \). The number of clock cycles is the same as for the columns \( S1 \) and \( S3 \) in Table I. Besides, the algorithm \( S1 \) was described in C++ and implemented in software. Other algorithms (\( S2, S3, S4 \)) are hardware-oriented and their advantages have appeared just in hardware. The same data (randomly generated) were used for the software implementations. The results were produced on HP EliteBook 2730p (Intel Core 2 Duo CPU, 1.87 GHz) computer.

![Fig. 3. The second algorithm: top-level module z (a); module z1(\( \mu \)) (b) (](#)

A procedure for simultaneous functioning of \( HFSM \) that is a master and a slave. The master \( HFSM \) builds the tree, outputs the left sub-tree, and activates the slave \( HFSM \) when necessary. The slave \( HFSM \) outputs the right sub-tree. Processing of both sub-trees can be done simultaneously. The main objective of the method \( S4 \) is to evaluate the potential benefits of parallelism. Obviously, more parallel branches can be introduced using cascade structures.

### III. FPGA-BASED IMPLEMENTATIONS AND EXPERIMENTS

#### A. Experiments

The synthesis and implementation of the circuits from the specification in VHDL were done in Xilinx ISE 11 for FPGA Spartan3E-1200E-FG320 of Xilinx. A random-number generator produces 2\(^{31} \) items of data with a length of 14 bits (i.e. values in an interval between 0 and 16383). Values greater than 9999 are removed leaving 1200-1300 items available for further processing. These items are sorted using the following FPGA-based implementations:

<table>
<thead>
<tr>
<th>Data</th>
<th>l/r</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1286</td>
<td>1/1284</td>
<td>5143</td>
<td>3841</td>
<td>3589</td>
<td>6424</td>
</tr>
<tr>
<td>1278</td>
<td>53/1224</td>
<td>5111</td>
<td>3854</td>
<td>3584</td>
<td>6124</td>
</tr>
<tr>
<td>1248</td>
<td>1433/1104</td>
<td>4991</td>
<td>3779</td>
<td>3467</td>
<td>5524</td>
</tr>
<tr>
<td>1211</td>
<td>1855/1025</td>
<td>4843</td>
<td>3637</td>
<td>3373</td>
<td>5129</td>
</tr>
<tr>
<td>1216</td>
<td>2669/949</td>
<td>4863</td>
<td>3687</td>
<td>3393</td>
<td>4749</td>
</tr>
<tr>
<td>1248</td>
<td>3229/915</td>
<td>4991</td>
<td>3743</td>
<td>3486</td>
<td>4579</td>
</tr>
<tr>
<td>1203</td>
<td>4607/472</td>
<td>4811</td>
<td>3608</td>
<td>3350</td>
<td>3714</td>
</tr>
<tr>
<td>1228</td>
<td>5286/699</td>
<td>4911</td>
<td>3705</td>
<td>3432</td>
<td>3499</td>
</tr>
<tr>
<td>1212</td>
<td>5566/655</td>
<td>4847</td>
<td>3639</td>
<td>3350</td>
<td>3279</td>
</tr>
<tr>
<td>1230</td>
<td>6236/606</td>
<td>4919</td>
<td>3722</td>
<td>3470</td>
<td>3101</td>
</tr>
<tr>
<td>1305</td>
<td>7425/562</td>
<td>5919</td>
<td>3896</td>
<td>3596</td>
<td>3533</td>
</tr>
<tr>
<td>1259</td>
<td>8229/436</td>
<td>5035</td>
<td>3796</td>
<td>3496</td>
<td>3727</td>
</tr>
<tr>
<td>1230</td>
<td>7994/430</td>
<td>4919</td>
<td>3665</td>
<td>3419</td>
<td>3629</td>
</tr>
<tr>
<td>1304</td>
<td>8494/454</td>
<td>5215</td>
<td>3925</td>
<td>3610</td>
<td>3853</td>
</tr>
<tr>
<td>1276</td>
<td>9635/312</td>
<td>5103</td>
<td>3813</td>
<td>3564</td>
<td>4167</td>
</tr>
<tr>
<td>1225</td>
<td>9588/256</td>
<td>4899</td>
<td>3699</td>
<td>3417</td>
<td>4101</td>
</tr>
<tr>
<td>1225</td>
<td>9862/238</td>
<td>4899</td>
<td>3705</td>
<td>3420</td>
<td>4185</td>
</tr>
<tr>
<td>1199</td>
<td>1051/147</td>
<td>4795</td>
<td>3586</td>
<td>3319</td>
<td>4354</td>
</tr>
<tr>
<td>1309</td>
<td>1288/20</td>
<td>5235</td>
<td>3927</td>
<td>3639</td>
<td>5175</td>
</tr>
<tr>
<td>1204</td>
<td>12030</td>
<td>4815</td>
<td>3603</td>
<td>3387</td>
<td>4816</td>
</tr>
</tbody>
</table>

#### B. Analysis of the Results and Comparisons

A. Performance

The algorithm \( S3 \) gives the best results as a rule (see Table I). Nevertheless, the results of \( S4 \) are better for well balanced trees. We believe that additional research efforts are needed to explore the potential for parallel sorting and the results look promising. The experiments have shown that the hardware implementations are faster in about 4.5 times than software implementations for all the experiments even though the clock frequencies of the FPGA and the PC differ significantly.
B. Resource Consumption

Fig. 4 shows the resource (Slices, CLBs, BRAMs) consumption and maximum clock frequency for different implementations, where:
- \( b \) indicates that the stacks for HFSMs are built from Block RAM. For all implementations not marked with \( b \) the stacks are built from LUTs;
- \( n \) designates the HFSM with implicit modules;
- \( codec \) indicates that decoding (to minimize the size of the stack) has been used (see [15] for details);
- \( m \) denotes an additional level of modularity, as in Fig. 3.

As can be seen, the circuits in which the stacks are built from block RAMs consume the least number of slices and CLBs and they require 1 or 2 additional block RAMs. However, the maximum clock frequency for such circuits is lower than for similar implementations with the stacks built from CLBs.

Note that the chosen FPGA is very cheap and not very fast. The use of significantly more advanced and faster FPGAs available on the market (e.g., Virtex-5/6 families) would permit even faster recursive sorting circuits to be implemented.

An analysis of Table I and Fig. 4 permits the following conclusions to be drawn: 1) the algorithm \( S_3 \) provides, as a rule, the best performance; 2) the implementation \( Snb_{codec} \) requires the smallest hardware resources; 3) the implementations \( S2m \) and \( S3m \) better support modularity and reusability and offer potential for refinement; 4) we found that the developed hardware is easily scalable and can be used for any number of data items bounded just by FPGA resources.

V. CONCLUSION

The paper suggests new hardware-oriented algorithms for solving sorting problems over tree-based structures, and clearly demonstrates the advantages of the innovations proposed based on FPGA prototyping and abundant experiments. Recommendations and discussions are also presented. Obviously, the results of the paper are not limited to just recursive sorting. They have a wide scope and can be applied effectively to systems that implement algorithms over tree-like structures.

ACKNOWLEDGMENT

This research was supported by the European Union through the European Regional Development Fund and by the Estonian Doctoral School in Information and Communication Technology.

REFERENCES